Physical Insight of Junctionless Channel Transistor (JLCT) with Simulation Study of Relaxed SiGe on Insulator (SG-OI)

B Vandana¹, B S Patro², J K Das³, and S K Mohapatra⁴, Non-members

ABSTRACT

The article investigates towards the simulation study of junctionless transistor, exploiting channel engineering technique with \((\text{Si}_{1-x}\text{Ge}_x)\) as device layer. An accurate and deep understanding of the gated resistor with a demonstration amended of lower off-state current; improve on-state drain current and transconductance with its conventional counterpart using numerical simulation. With the significance of SiGe material on Buried oxide (BOX) and Junctionless transistor (JLT) topology an improvement in electron mobility with zero electric field reduce the scattering rate across the channel. With these identifications SG-OI-JLCT has a great potential for low power switching applications.

Keywords: Mole fraction, JLCT, \(I_{\text{ON}} - I_{\text{OFF}}\), Electric field (E-Field), Silicon on Insulator (SOI).

1. INTRODUCTION

Over last few years, the rapid growth in MOS technology was conventionally dependent on Moore’s theory and Dennard’s scaling theory which later moved to Moore than Moore [1]. Due to the scaling factors the MOS transistor reached to the ultra-deep sub-micron technology, which reduced up to three orders of magnitude within past 20 years. The physical parameters such as \(L_G\) (gate length), \(T_{OX}\) (gate oxide thickness), \(T_{SI}\) (substrate thickness) etc. has scaled to reach nanometer regime. The interpretation of technology scaling was initiated through ITRS [1], with a particular technology node parameter has been instructed, which help the device engineers to innovative new device architectures to follow short channel technology.

Understanding the scaled channel architecture, gate controls the total charge carriers across channel. But a part of charge carriers controlled by source/drain depletion region becomes more significant which induces short channel effects (SCEs). The major issues for SCEs are formation of sharp source/drain dopants diffusion in to the channel. Various voltage control devices with source drain regions and at zero bias gate voltage the amount of current drop across interfaces give rise to leakage currents.

Due to the constant field scaling an approximation is accountable to reduce leakage currents. [2] [3], Young et al., has reported an idea about the preferable scaled technology of MOS device and the various leakage currents are also discussed. MOSFET at nanometer regime suffers from various SCE such as drain induced barrier lowering (DIBL), sub-threshold swing (SS), hot carrier effect, junction leakage, etc. Thus, to overdrive these effects device engineers gave up with different architectural proposals and resourceful materials to improve the circuit analysis through device performance. The proposed unconventional devices like SOI, partially depleted SOI. Fully depleted SOL Multi-gate (MGFET), Gate all around (GAA-FET) were developed in 2D-3D [4]. In sub-micron regime, the formation of ultra-shallow junctions with high doping profiles becomes a challenging task for the semiconductor industry for reducing SCEs. Besides this, for the first time an unconventional MOS structure with no junctions across source/channel and channel/drain edges was proposed by [5], forming a simple gated resistor that controls the electric field along the channel with applied gate voltage and later named as the JLT [6]. This device imposes several challenges on doping profiles and the thermal budget. Interestingly JLT required no doping concentration gradients; besides this, it requires a uniform heavily doped nanowire with fully depleted when the device is OFF. This is one of the key merits that improve the SCE. [7]. In ON condition, depletion region slowly degrades with an increase in gate voltage (\(V_G\)) at this the band becomes flat at flat band voltage (\(V_{FB}\)) with a positive shift in the \(V_{TH}\) from partially depleted to conduction region. The study on SOI-JLT with various investigation on the band gap narrowing, SCEs, electrostatic integrity, and scaling \(I_{OFF}\) using spacers is reported by Gundapaneni et al. [8]-[11].

The paper investigates towards JLMOSFET exploiting channel engineering technique with \((\text{Si}_{1-x}\text{Ge}_x)\), with relaxed biaxial tensile type along SiGe film. The importance of the fully depleted SOI (SiGe/BOX) significantly enhances the quality of the device performance than that of the SOI counterpart [12]. The
2. EXTREMELY THIN SILICON GERMANIUM ON INSULATOR JUNCTION-LESS CHANNEL TRANSISTOR (ETSG-OI JLCT)

The paper introduces an ETSG-OI JLCT with high k spacers is shown in Fig. 1 (a), (b) with ON and OFF condition. The device utilizes the transistor on insulator technique with SiGe as a device layer. The parameters listed in Table 1 are used to scrutinize ETSG-OI JLCT. A bulk planar structure with Si as substrate $N_A$ is initiated. BOX is formed, forming a bulk planar device on an insulator. A layer of SiGe is grown epitaxial over a BOX forming a device or a transistor layer. The device layer formation is of source/drain (S/D) and channel with uniform $N_A^+$ of $10^{19}$ cm$^{-3}$. For isolation purpose at oxide/channel interface effective oxide thickness (EOT) of thickness 1nm is used and a poly-Si p-type gate with the metal workfunction ($\phi_M$) of 5.1 eV is chosen. Metal electrodes are taken as source and drain contacts in JLCT. Introducing the high k $H_{O_2}$ spacer on either side of the gate [17], [18] which will improve the fringing electric field in OFF condition.

3. CONDUCTION MECHANISM OF JLCT

Intentionally the JLCT device is fabricated to scale SCE in DSM technology. [7]. The architecture is similar to inversion mode transistor (IMT), forming a metal oxide semiconductor. Usually, a P-type poly-Si gate and an interfacial oxide layer between the metal gate and the N-type semiconductor layer are formed. This can substantiate as heavy doping dependency ranging with $N_D^+$ $10^{19}$ - $10^{22}$ cm$^{-3}$. Gate source voltage ($V_{GS}$) – drain voltage ($V_D$) – 0 V the channel is fully depleted < threshold voltage ($V_{TH}$) a $\phi_M$ semiconductor workfunction $\phi_E$ difference is achieved from gate to substrate where no conduction takes place across the channel. The carriers flow through diffusion, providing an exponential increment in current as the $V_G$ varies. If $V_{GS}$ = 1 V the band becomes flat at $V_{FB}$ with a positive shift in $V_{TH}$ providing a conduction path in the semiconductor layer, where the bulk current flows through the neutral path. The shift in the $V_{TH}$ depends on the $N_S$, $T_S$, EOT, and $W_{Si}$. $V_{GS}$ with zero bias and high $N_D^+$ attributes of a high electric field (E-field) at the center of the channel but not at Si/SiO$_2$ interface. As with the current flow with the positive $V_{GS}$ low E-field (above $V_{TH}$ the E-field drops to zero) is observed perpendicular to the direction of the carrier in the device layer with high mobility. A bulk conduction mechanism with E-field perpendicular to current flow is observed in JLCT.

The advantage in dealing with the SiGe is compatible with standard (silicon) Si technology. [19], [20] the compound material SiGe have 4.2% of lattice mismatch with lattice constant an (x) = 5.431 $\text{Å}$ for Si and 5.658 $\text{Å}$ for germanium (Ge) respectively. The change in the x value includes lattice match, lattice constant of $Si_{1-x}Ge_x$ $(5.431 + 0.20x + 0.027x^2)$. The device layer is $Si_{1-x}Ge_x$ the (variation in mole fraction (x) results in a change in the band gap across conduction band ($E_C$) and valence band($E_V$)) [21].

Drift-diffusion carrier transport Mobility model is considered for the simulations having high field saturation carrier densities with transverse field dependency. Inversion Accumulation layer Mobility model includes doping and transverse field dependency which in turn accounts a 2D Coulomb impurity scattering [22]. As SiGe is a compound material with mole fraction dependency, effective intrinsic density & band gap narrowing model are also included. To solve this, a self-consistent drift-diffusion Equation is used. Due to high $N_D$ across lateral direction. OldSlotboom band gap narrowing and Schottky-Read-Hall mechanism are observed [23], [24]. The model calculates the intrinsic carriers for silicon material hence it improves the carrier mobility under high field saturation. The simulations are carried out using sentaurus TCAD 2D simulator [25]. The plot in Fig.2 denotes the $I_D$ – $V_G$ characteristics of SOI-JLCT and ETSG-OI JLCT. This observes a change in $I_{ON} − I_{OFF}$ with variation in $L_G$ (15 to 30 nm) calibrate [6]. It is clearly observed that a drastic increment in $V_{TH}$ as a variation of the $L_G$ with $N_D = 1.5e^{19}$ cm$^{-3}$.

4. RESULTS AND DISCUSSION

The electric properties like energy, electric field and electrostatic integrity along lateral direction of device layer is observed for ETSG-OI JLCT with the following factors: 1) at $V_{DLIN}$ and $V_{DSAT}$ for differ-
ent $L_G$. 2) high doping concentration $N_D$ and high $\phi_M$, 3) change in mole fraction values $x = 0.25, 0.5, 0.75$ for SiGe channel. The change in “x” represents the variation in energy band diagram, electric field, and the surface potential is shown with fixed $L_G = 20$ nm.

Fig. 3 (a, b) also shows the $I_D - V_G$ variation with $x = 0.25$ at which Si content in $S_i_{1-x}Ge_x$ is high and signifies the Si material properties. It is observed that $V_{TH}$ value is approximately equal to both the device as considering an $N_D = 1.3e^{19}cm^{-3}t_{0.5e^{19}cm^{-3}}$ and the use of high $k$ spacers is to improve the $I_{OFF}$. With the heavy doping and high $\phi_M$, the device shows better improvement in $V_{TH}$, $I_{ON}$ and $I_{OFF}$ is observed for ETSG-OI JLCT.

The energy band diagram of ETSG-OI JLCT is shown in Fig. 3(c) along the lateral direction (S/D and channel). As the thickness of the device layer is extremely thin about $(T_{Si} = 5$ nm) the structure with the ultrathin channel is reported in [26]. The cut line is taken at 2.5 nm along X-axis with different “x” values, an energy band is calculated. In Fig. 3 (c) the channel SiGe, the band gap ($E_G$) varies from 1.1 eV to 0.6 eV. In SOI JLCT structure the channel is Si and $E_G = 1.1$ eV. Therefore the difference between $E_C$ and $E_V$ is 1.1 eV. But in ETSG-OI JLCT as the value of “x” changes, a vast variation between $E_C$ and $E_V$ is observed. The architecture induces channel engineering technique in device layer through SiGe which forms a single crystal. In addition to this, the device layer induces the properties of both Si and Ge this can achieve through the mole fraction variation.

At $x = 0.25$ the $E_G = 0.8$ eV, as it is 0.8 eV the content of Si is great in SiGe. Else if $x = 0.75$ $E_G = 0.6$ eV this represents the content of Ge is high in SiGe. Hence it follows the band gap value of Ge. Therefore the channel imposes the properties of Si and also the advance merits of Ge material.

Another key factor is the Fermi energy ($E_{FN}$, $E_{FP}$) for conduction and valence band. As the cut

Table 1: Parameter Used for Simulation [8], [11]

<table>
<thead>
<tr>
<th>Parameters</th>
<th>ETSG-OI JLCT</th>
<th>SOI JLCT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device layer ($T_{Si}$)</td>
<td>5 nm</td>
<td>5 nm</td>
</tr>
<tr>
<td>Donor doping ($N_D$)</td>
<td>$1.5e^{19}$</td>
<td>$1.5e^{19}$</td>
</tr>
<tr>
<td>EOT of gate dielectric ($T_{OX}$)</td>
<td>1 nm</td>
<td>1 nm</td>
</tr>
<tr>
<td>Gate work-function ($\phi_M$)</td>
<td>5.1 eV</td>
<td>5.1 eV</td>
</tr>
<tr>
<td>Drain Supply Voltage ($V_{DD}$)</td>
<td>0.05 V, 0.7 V</td>
<td>0.05 V, 0.7 V</td>
</tr>
<tr>
<td>Channel length ($L_G$)</td>
<td>15-30 nm</td>
<td>15-30 nm</td>
</tr>
<tr>
<td>Energy gap ($E_G$)</td>
<td>0.6 - 1.1 eV</td>
<td>1.1 eV</td>
</tr>
</tbody>
</table>

Fig. 1: (a) Bird’s Eye view of Extremely Thin Silicon Germanium Junctionless Channel Transistor (ETSG-OI JLCT), with channel fully depleted at $V_G = 0$ V (b) ETSG-OI JLCT, with channel conducting at $V_G = 0.7$ V. A depletion layer is observed beneath the oxide channel interface for different $L_G$ (c) Simulation results are in good agreement with Colinge et al.

Fig. 2: $I_D$ on $V_G$ for different $L_G$ (15 to 30 nm) is observed in linear and log scale for both SOI JLCT and ETSG-OI JLCT with $I_{OFF}$ and $I_{ON}$ are also given. (a) (b), shows the $I_{DLIN}$, $I_{DSAT}$ of SOI JLCT with Si on insulator. (c) (d), shows the $I_{DLIN}$, $I_{DSAT}$ of ETSG-OI JLCT with SiGe on insulator. For both the cases the graphs are drawn at $V_{DLIN} = 0.05$ V, $V_{DSAT} = 0.7$ V and $N_D = 1.5e^{19}cm^{-3}$. 

![Fig. 1](image1.png)

![Fig. 2](image2.png)
Fig. 3: (a, b), $I_D - V_G$ for different value of $x$ at $V_{DS} = 0.05$ V and $V_{DS} = 0.7$ V, the effect of $I_D - V_G$ ($x = 0.25, 0.5, 0.75$) of ETSG-OI JLCT and SOI JLCT at $L_G = 20$ nm and $N_D = 1.5 \times 10^{19}$ cm$^{-3}$. Fig. 3(c). Energy with respect to Distance “X” along the channel for ETSG-OI JLCT is shown. For $Si_{1-x}Ge_x$ channel ($x = 0.25, 0.5, 0.75$), high $\kappa$ spacer $HfO_2$, at $V_{DSAT} = 0.7$ V and $T_{Si} = 5$ nm is given.

Fig. 4: Electric Field with respect to Distance “X” along the channel for ETSG-OI JLCT is shown. For $Si_{1-x}Ge_x$ channel ($x = 0.25, 0.5, 0.75$), high $\kappa$ spacer $HfO_2$, at $V_{DSAT} = 0.7$ V and $T_{Si} = 5$ nm is given. Fig. 4(b), shows the effect of Surface potential ($x = 0.25, 0.5, 0.75$) of ETSG-OI JLCT at $V_{DSAT} = 0.7$ V, $T_{Si} = 5$ nm, $L_G = 20$ nm and $N_D = 1.5 \times 10^{19}$ cm$^{-3}$.

Line is taken across the device layer (S/D channel) with high N$^+$ type doping, the $E_{FP}$ is zero and $E_{FN}$ are nearly close to the $E_C$.

Usually, at nanometer regime, it has been demonstrated that [3] the surface potential will no longer be symmetrical due to the higher channel potential. Minima of the potential parabola is shifted to the source side instead of being near to the mid of the channel. Therefore the scaling channel length affects the shift in the minima of the potential and also change in the $V_{TH}$ is identified. It is observed that the bulk potential in JLT increases abruptly from source to drain, but there is an enhancement in the electric field. Interestingly, as the effect of strain induces ($x = 0.25, 0.5, 0.75$) a constant E field is maintained which is shown in Fig. 4(a).

The surface potential along the channel length is depicted in Fig. 4(b). In IMT devices, at the nanoscale regime the channel with heavily doped and with positive $V_G$ the surface of the channel turn to be inverted and result in high E field. Due to this a sharp linear band bending across oxide/channel interface, which is attributed to induced electrons in the channel. In JLT bulk potential approximation is detected, as the high doping dependence generates a high electric field at $V_G = 0$ V. Further with an increase in the positive $V_G$ low E-field is estimated at the midpoint of the channel given in Fig. 4(a). In IMT E field is in the direction of current flow which gives a surface conduction mechanism, in JLT E-field is perpendicular to the current flow and a bulk conduction mechanism is observe at the center of the device [27].

Transconductance ($g_m$) as a function of $I_D$, for SOI JLCT and ETSG-OI JLCT for different $L_G$, is shown in Fig. 5 (a, b). It is observed that for different value of $L_G$ as the channel length decreases the $g_m$ value increases which results in high drain current. The device is operated at saturation current $V_{DSAT} = 0.7$ V. The mobility degradation at high electric field reduces $g_m$ [28].

Fig. 5: (a) $g_m$ with respect to $I_D$ is shown for SOI JLCT $\phi_M = 5.1$ eV (b) ETSG-OI JLCT (c) ETSG-OI JLCT for different $x$ values. $L_G = 15$ to 30 nm, $T_{Si} = 5$ nm, $N_D = 1 \times 10^{19}$ cm$^{-3}$, $V_{DD} = V_{DSAT} = 0.7$ V and $\phi_M = 5.1$ eV (b) and 5. (c) $g_m$ as a function of $I_D$ for ETSG-OI JLCT with $x$ variation factor is shown .

The high $g_m$ will further enhance the transconduc-
tance generation factor (TGF = \( g_m / I_D \)) which is the requirement for the realization of circuits operating at low supply voltage. Table II and III shows the calculated values for \( I_{ON}, I_{OFF} \), leakage power and power dissipation at \( V_{DLIN} = 0.05 \) V and \( V_{DSAT} = 0.7 \) V. The product of \( I_{OFF} \) and \( V_{DLIN} \) \( V_{DSAT} \) is used to calculate leakage power. For power dissipation, the product of \( I_{ON} \) and \( V_{DLIN} \) \( V_{DSAT} \) is evaluated.

**Table 2**: Computed results at \( V_{DLIN} = 0.05 \) V

<table>
<thead>
<tr>
<th>( L_G ) (nm)</th>
<th>( I_{ON} ) (A/( \mu )m)</th>
<th>( I_{OFF} ) (A/( \mu )m)</th>
<th>Leaky Power (Watts)</th>
<th>Power Dissipation (Watts)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1.89E-07</td>
<td>1.64E-11</td>
<td>8.2E-13</td>
<td>9.45E-09</td>
</tr>
<tr>
<td>20</td>
<td>1.65E-07</td>
<td>4.13E-12</td>
<td>2.07E-03</td>
<td>8.25E-09</td>
</tr>
<tr>
<td>25</td>
<td>1.99E-07</td>
<td>1.70E-12</td>
<td>8.5E-14</td>
<td>5.95E-09</td>
</tr>
<tr>
<td>30</td>
<td>1.18E-07</td>
<td>3.84E-23</td>
<td>1.92E-14</td>
<td>5.95E-09</td>
</tr>
</tbody>
</table>

**Table 3**: Computed results at \( V_{DSAT} = 0.7 \) V

<table>
<thead>
<tr>
<th>( L_G ) (nm)</th>
<th>( I_{ON} ) (A/( \mu )m)</th>
<th>( I_{OFF} ) (A/( \mu )m)</th>
<th>Leaky Power (Watts)</th>
<th>Power Dissipation (Watts)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>1.17E-06</td>
<td>2.41E-09</td>
<td>1.68E-09</td>
<td>8.19E-09</td>
</tr>
<tr>
<td>20</td>
<td>8.88E-07</td>
<td>7.52E-11</td>
<td>5.26E-11</td>
<td>6.22E-07</td>
</tr>
<tr>
<td>25</td>
<td>7.31E-07</td>
<td>1.73E-11</td>
<td>1.21E-11</td>
<td>5.12E-07</td>
</tr>
<tr>
<td>30</td>
<td>6.26E-07</td>
<td>1.94E-12</td>
<td>1.35E-12</td>
<td>4.38E-07</td>
</tr>
</tbody>
</table>

5. CONCLUSION

The paper investigate with the various topologies like (a) JLT topology, (b) SOI topology, (c) channel engineering technique using SiGe material, (d) Extremely thin SiGe film (nanoscale film) with relaxed SiGe etc. to improve the device performance. In order to identify the improvements a comparative analysis on \( I_{ON}, I_{OFF} \), and \( g_m \) for SOI JLT and ETSG-OI JLT is shown for different \( L_G \) at \( V_{DLIN} = 0.05 \) V, \( V_{DSAT} = 0.7 \) V. Apart from this the band gap approximation, surface potential, and E field with x variation for ETSG-OI JLT is observe using channel engineering technique. Over all the results gives a good agreement with the enhancement of device properties using both Si and Ge material.

References


B. Vandana received her B. Tech degree from IIT (R), Ranchi, in 2009, and received M. Tech degree from Pune University, Maharashtra, India in 2012. Currently she is pursuing the Ph. D degree in Electronics Engineering, IIT Guwahati, Assam, India.

B. Shivai Patro has completed his M.Tech from IIT Guwahati, Assam, India in 2013. Currently he is a Ph.D scholar at IIT Guwahati, Assam, India. His current area of research includes modeling of low power devices and synthesis of high speed, low power analog and mixed signal IC design.

Jitendra Kumar Das is an Associate Professor in Electrical Engineering at IIT Patna. He received his Ph.D. in Electronics Engineering from IIT Guwahati in 2012. His current research interests include VLSI Design & Embedded Systems, Signal Processing and Communication engineering, Nano devices and circuit modeling.

Sushanta Kumar Mohapatra received the Ph.D. degree in Nanoelectronics Devices from Indian Institute of Technology, Roorkee, India, in 2012. He is currently working as an Associate Professor at Indian Institute of Technology, Roorkee. His research interests include Modeling and Simulation of CMOS for RF, FinFETs, Tuning transistors, low-power nano CMOS, and III-V compound semiconductors, Nanoscale Devices and its application in IoT. He has authored more than 47 research articles in National & International Journals and Conferences. He is a life member of IEEE, IEETE, CSI, OITS and member of IEEE. The biography included in the “20163rd edition of the MarquisWho’s Who in the World” due to demonstration of outstanding achievement in the
field of research, and thereby, contributed significantly to the betterment of contemporary society. Received the "Best Research Presentation" award among all 20 departments of the Institute on occasion of Research Scholar Week, 2015, N.I.T., Rourkela. Also received the "Best Paper Award" at International Conference on Microelectronics, Communication and Computation, San Diego, USA.